


# EMERGING NON-VOLATILE MEMORIES FOR COMPUTING

# NON-VOLATILE MEMORY (NVM) OPPORTUNITY


No one will need more than 637Kb  
of memory for a personal computer

— Bill Gates —

AZ QUOTES



Active Growth of Global Data  
zettabyte



Source: CSC, IDC.

**Data generated every minute of the day**

Source: Domo.com

## NON-VOLATILE MEMORY (NVM) OPPORTUNITY

- **Low / no energy consumption**

- Server cost due to power
- Battery replacement cost (IoT / VR/AR)

- ➔ **Higher integration of NVM within logic**

- **Data-centric computer architecture**




- Data movement constrained
- In-memory processing / Distributed processing
- Machine learning / real time video analytics

- ➔ **Higher integration of logic within NVM**

- **“Brain targeting”**

- Artificial spiking neural network / neuromorphic
- Non-Von Neumann architecture


- ➔ **No logic / NVM frontier**



[B. De Salvo, ISSCC 2018]

## MEMORY ADVANCED DEMONSTRATOR (MAD) FOR TECHNOLOGY EXPLORATION


- MPW Shuttle (today in 200mm; twice a year; next start may 2019)
  - From single cell to matrix and complex designs while continuing integration of new materials
  - **In 2019: availability MAD300 – 300mm** to access more efficient CMOS (28nm FDSOI)




## 2017 - 2018 RESULTS OF LETI'S MAIN EXPERTISE FOR NVM

A wide toolbox for customized research & benchmark between different BEOL NVM technologies



Dedicated NVM design




300mm 1T1R integration



Memory Advanced Demonstrator (MAD shuttle -200mm)




Ab-initio simulation




TED2018  
TED, JAP2017

Resistive-RAM  
OxRAM & CBRAM




VLSI 2018  
IMW2018  
EDL2018

FeRAM




SSDM 2018

Phase-Change Memories






IMW 2018  
NVMTS2018  
NVMTS2017  
SSDM2017

OTS based Selectors



IEDM2018  
IRPS 2018  
IMW 2018  
VLSI 2017


## PHASE-CHANGE MATERIALS ENGINEERING AT LETI (1/3)



VLSI 2017, 2015  
 IMW 2018, 2016  
 NVMTS 2018, 2017, 2016  
 SSDM2017, 2015  
 CIMTEC 2016, 2014  
 ECS 2017, 2016, 2015  
 ePCOS 2017, 2015, 2014  
 MRS 2017, 2015, 2014

- Ge-rich is compliant with JEDEC standards and it guarantees data preservation in automotive environment
- Sb-rich alloy for high-endurance, high-speed SCM applications

# PHASE-CHANGE MATERIALS ENGINEERING AT LETI (2/3)



## IEDM18 Session 18.4



### Truly Innovative 28nm FDSOI Technology for Automotive Micro-Controller Applications embedding 16MB Phase Change Memory

F. ARNAUD<sup>1</sup>, P. ZULIANI<sup>1</sup>, J.P. REYNARD<sup>1</sup>, A. GANDOLFO<sup>2</sup>, F. DISEGNI<sup>2</sup>, P. MATTAVELLI<sup>2</sup>, E. GOMIERO<sup>2</sup>, G. SAMANNI<sup>2</sup>, C. JAHAN<sup>3</sup>, R. BERTHELON<sup>3</sup>, O. WEBER<sup>3</sup>, E. RICHARD<sup>3</sup>, V. BARRAL<sup>3</sup>, A. VILLARET<sup>3</sup>, S. KOHLER<sup>3</sup>, J.C. GRENIER<sup>3</sup>, R. RANICA<sup>3</sup>, C. GALLON<sup>3</sup>, A. SOUHATTE<sup>3</sup>, D. RISTOU<sup>3</sup>, L. FAVENNEC<sup>3</sup>, V. CAUBET<sup>3</sup>, S. DELMEDICO<sup>3</sup>, N. CHERAULT<sup>3</sup>, R. BENEYTON<sup>3</sup>, S. CHOUTEAU<sup>3</sup>, P.O. SASSOULAS<sup>3</sup>, A. VIERNHET<sup>3</sup>, Y. LE FRIEC<sup>3</sup>, F. DOMENEGIE<sup>3</sup>, L. SCOTTI<sup>3</sup>, D. PACELLI<sup>3</sup>, J.L. OGIER<sup>3</sup>, F. BOUCARD<sup>3</sup>, S. LAGRASTA<sup>3</sup>, D. BENOIT<sup>3</sup>, L. CLEMENT<sup>3</sup>, P. BOIVIN<sup>3</sup>, P. FERREIRA<sup>3</sup>, R. ANNUNZIATA<sup>3</sup>, P. CAPPELLETTI<sup>3</sup>




<sup>1</sup>STMICROELECTRONICS, <sup>3</sup>CEA-LETI, 850 rue Jean Monnet 38926 Crolles, France

<sup>2</sup>STMICROELECTRONICS via Camillo Olivetti 2, Agrate Brianza, Italy

<sup>4</sup>STMICROELECTRONICS, zone industrielle, 190 avenue Coq, 13106 Rousset, France




LETI&STM, IEDM 2013 & VLSI 2015




JDP LETI AMAT 2015, 2017  
Flash Memory Summit 2018


## Next Material challenges



### PCM alloy




### PCM Super Lattices@Leti



*P Kowalczyk et al; Small 2018, 14, 1704514*

### PCM Intergranular@Leti





IMW 2018  
NVMTS2018  
NVMTS2017  
SSDM2017





# MATERIAL ENGINEERING FOR SELECTOR APPLICATIONS: AS FREE OVONIC THRESHOLD SWITCHING MATERIALS

Need for a reliable selector to reduce sneak paths (reading fails and cell to cell disturbance)




VLSI 2017



	Doped chalc. [1]	AsTeGeSiN [2]	SiTe [3]	GeSe [4]	AsTeGeSiSe [5]	LETI GSSN
Integration or device annealing Temperature	180°C 2h	500°C 30min	400°C 30 min	205°C	350°C 30min	400°C 30min
Leakage current @Vth/2 (A)	10 <sup>-7</sup>	10 <sup>-7</sup>	10 <sup>-7</sup>	10 <sup>-7</sup>	10 <sup>-8</sup>	10 <sup>-10</sup>
Endurance	10 <sup>9</sup>	10 <sup>8</sup>	>10 <sup>8</sup>	10 <sup>8</sup>	>10 <sup>10</sup>	>10 <sup>8</sup>

IEDM 2018  
IRPS 2018  
IMW 2018  
IMW2017






## Optimized Reading Window for Crossbar Arrays Thanks to Ge-Se-Sb-N-based OTS Selectors

A. Verdy, M. Bernard, J. Garrione, G. Bourgeois, M. C. Cyrille, E. Nolot, N. Castellani,  
P. Noé, C. Socquet-Clerc, T. Magis, G. Sassine, G. Molas, G. Navarro and E. Nowak  
CEA, LETI, MINATEC Campus, 17 rue des Martyrs, 38054 Grenoble Cedex 9, France

IEDM18 Session 37.4

# RRAM BENCHMARK FOR TRADE-OFF UNDERSTANDING



VLSI 2018  
IMW2018  
EDL2018  
IRPS2018

## Towards circuit implementation

- Via collaborations
- MAD shuttle



LETI AND CMP ANNOUNCE WORLD'S FIRST MULTI-PROJECT WAFER SERVICE WITH INTEGRATED SILICON OXRAM






Weebit Nano and Leti extend their agreement to fast track commercialisation

16 May 2018 – Weebit Nano (ASX: WBT), the Israel-based semiconductor company seeking to develop and commercialise the next generation of memory technology, today announced an extension of the agreement with its partner Leti, the French research institute recognised as a global leader in the field of micro-electronics, to further develop and optimise Weebit's ReRAM memory technology.





# PCRAM: TOWARDS NEUROMORPHIC APPLICATIONS

## PCM as artificial synapse



S La Barbera, Advanced Electronic Materials 2018



- Programming strategy based on uniform short pulse sequence ( $t_{\text{pulse}} < 50\text{ns}$ ) to enable gradual depression (non-stationary regime)
- Amorphous region does not cover the entire area of the bottom electrode (i.e. the heater)



## In-depth Characterization of Resistive Memory-Based Ternary Content Addressable Memories

**IEDM18 Session 20.3**

D. R. B. Ly<sup>1</sup>, B. Giraud<sup>1</sup>, J-P Noel<sup>1</sup>, A. Grossi<sup>1</sup>, N. Castellani<sup>1</sup>, G. Sassine<sup>1</sup>, J-F Nodin<sup>1</sup>, G. Molas<sup>1</sup>, C. Fenouillet-Beranger<sup>1</sup>, G. Indiveri<sup>2</sup>, E. Nowak<sup>1</sup> and E. Vianello<sup>1</sup>

<sup>1</sup>Univ. Grenoble Alpes, CEA, LETI, 38000 Grenoble, France, email: [denys.ly@cea.fr](mailto:denys.ly@cea.fr); [elisa.vianello@cea.fr](mailto:elisa.vianello@cea.fr)

<sup>2</sup>Institute of Neuroinformatics, University of Zurich and ETH Zurich




	[6] - 2T2R	[7] - 2.5T1R	[8] - 5T2R	[9] - 4T2R	[10] - 3T1R	This Work - 2T2R
<b>TCAM circuit</b>	8×2048×64 bit 90 nm CMOS	64×256 bit 90 nm CMOS	128×64 bit 90 nm CMOS	128×32 bit 180 nm CMOS	2×64×64 bit 90 nm CMOS	3×128 bit 130 nm CMOS
<b>Search Latency</b>	1.9 ns @ 0.75 V	1 ns @ 0.45 V	1.9 ns @ 0.75 V	1.2 ns @ 1.4 V	0.96 ns @ 0.48 V	90 ns @ 0.6 V
<b>Measured results</b>	Impact of Search Voltage on Search Latency					<ul style="list-style-type: none"> <li>• Search Latency</li> <li>• Match/mismatch search margin</li> <li>• Search/Read endurance (&gt;10<sup>6</sup>)</li> <li>• Programming endurance (&gt; 10<sup>6</sup>)</li> </ul>

- **MAD 200 Shuttle**
- Fabrication of RRAM based TCAM circuits
- HfO<sub>2</sub> based OXRAMs
- Trade off between search latency and reliability (HRS programming conditions)



## In-Memory and Error-Immune Differential RRAM Implementation of Binarized Deep Neural Networks

IEDM18 Session 20.6

M. Bocquet<sup>1\*</sup>, T. Hirtlin<sup>2\*</sup>, J.-O. Klein<sup>2</sup>, E. Nowak<sup>3</sup>, E. Vianello<sup>3</sup>, J.-M. Portal<sup>1</sup> and D. Querlioz<sup>2</sup>  
<sup>1</sup>Aix Marseille Univ, Université de Toulon, CNRS, IM2NP, Marseille, France  
<sup>2</sup>C2N, Univ Paris-Sud, CNRS, Orsay, France, email: [damien.querlioz@u-psud.fr](mailto:damien.querlioz@u-psud.fr)  
<sup>3</sup>CEA, LETI, Grenoble, France <sup>\*</sup>These authors contributed equally to the work



- **MAD200 Shuttle**
- HfO<sub>2</sub>-based RRAM array with differential memory bitcells and sensing scheme for in-memory computing.
- Possible implementation of Binarized Neural networks : collection of Kbit arrays w CMOS digital circuitry
- Large power reduction




A wide toolbox for customized research and benchmark between different BEOL NVM technologies:

- Competitive experience in material development and exploration for eNVM
- Wafer shuttle platform in 200 & 300mm for material investigation & disruptive circuit development

In the near future we will focus on

- New materials (2D materials for PCM, selectors, Mott insulators based RAMs)
- Silicon demonstration of disruptive computing paradigm (Neuromimetic, Machine learning...)
- 5-year research program funded by EU exploring In memory computing paradigm



*Thank you for  
your attention*

Leti, technology research institute  
Commissariat à l'énergie atomique et aux énergies alternatives  
Minatec Campus | 17 avenue des Martyrs | 38054 Grenoble Cedex | France  
[www.leti-cea.com](http://www.leti-cea.com)

