



ADVANCED MICROELECTRONICS ROADMAP AND SUBSEQUENT METROLOGY CHALLENGES

M. Vinet, F. Andrieu, E. Nowak, C. Reita and N. Gambacorti

Context




Era of data deluge, 2010 the Economist



Functions and Constraints

Fundamental functions



- Compute
- Store
- Transmit



Bull sequana X1125 GPU blade

Constraint

- Power
- Cost
- Performance
- Time to Market





Opportunities for alternative computing


Computing Von Neumann Heterogeneous computing In memory computing Quantum computing

Architecture Multicore 3D heterogeneous integration Photonic interconnects In memory computing

Circuit Power management Standard cells height scaling

CMOS


14nm 10nm 7nm 5nm 3nm
 2014 2016 2018 2020 2022 Year of 1st introduction






Advanced CMOS roadmap

More functionalities




Diversification of the roadmaps to fulfil many applications with high potential benefits

28FDSOI at a glance




Need for accurate thickness measurements

- For performance motivation
 - V_t does depend on T_{si}
 - To control variability





Need for accurate thickness measurements

- For integration motivation
 - To enlarge epitaxy process window




And surface quality/composition




Scaling Roadmap

Performance




L. Grenouillet, IEDM 2012
S. Morvan, IEDM 2013
Q. Liu, IEDM 2013
Q. Liu, IEDM 2014
~~*O. Weber, VLSI 2014*~~
B de Salvo, IEDM 2014
A. Bonneville, VLSI 2016

SiGe channel improves performance



K.Cheng et al., IEDM'12




B De Salvo et al., IEDM'14


- Compressive stress from SiGe channel brings mobility gain
- Performance boost strongly depends on strain configuration

Stress Relaxation and Layout effects

Model of stress according to position along active area





$$\sigma(x, Lac) = \sigma_0 \left[\frac{1}{2} \left(\left(1 - \exp\left(-\frac{x}{\lambda}\right) \right)^\alpha + \left(1 - \exp\left(\frac{Lac - x}{\lambda}\right) \right)^\alpha \right) \right]^{1/\alpha}$$



Stress relaxation on active area edges

Edge effects impact the whole active area when dimensions are reduced


Design technology co-optimization




Continuous-RX designs is an optimum for the W and SA/SB effects

Need for accurate strain measurements



Use of PED for precise strain characterization




TEM Overview



Schematic




SIMS Profiles



Simulations


Apply precession to SiGe test device



Cooper et al. Nano Letters. 15, 5289–5294 (2015)

Need for accurate strain measurements






- Both STEM-HAADF and N-PED results are in good agreement with simulations
- Much more noise in the strain profile measured by STEM-HAADF




Strain mapping vs STI distance

Strain relaxation on active edge


Continuous RX




3D dopant mapping of PMOS device for 14 nm FDSOI technology




TEM image of the 14 nm PMOS device (NO-SOI)



r: 30 nm α : 15°




r: 30 nm α : 5°




r: 50 nm α : 5°

- Ni
- As
- Pt
- O

1. Start with SEM/TEM dimensions.
2. Explore reconstruction space.
3. Density correction (real space relaxation).



CoolCube™ integration



ID card:

- Lithography alignment between layers ($3\sigma < 5\text{nm}$)
- 3D contact = W plug scales with the device technology (@ 28nm diameter = 40nm)
- Thin active layer (10 to 100nm) (low C coupling)



Positioning of CoolCube™

More than Moore

System integration
More functionality
Power gain
Cost savings

Leti strategy

- Performance demonstration & technological modules development
 - FDSOI chosen as baseline for top layer
 - Low cost
 - IP portability (unlike junctionless)
 - Compatibility with analog and digital performance
- Wide range of applications scanning
- Ecosystem construction

Cost savings

More Moore

CoolCube™ as a common platform

1

Computing applications

2

Alternative computing architecture

3

Added functionality




4

Sensor interface (More than Moore)






2014 IEDM: Laser for heat confinement

- 3D electro-thermal simulator development (Home made simulator, B Matthieu, SISPAD2015)
 - Nanosec laser annealing experimental demonstration
- Lower dopant diffusion and lower dopant segregation as compared to RTA




2015 and 2016: Low-temp 28 and 14FDSOI HP Demo

- Best integration scheme for 28 and 14 technology (mix between extension first and last ad in-situ doped)
- Solid-Phase Epitaxy Regrowth activation mechanisms
 - Strain preservation



28FDSOI LT junction electrical characteristics

Same I_{ON} - I_{OFF} trade off as HT POR







14FDSOI LT junction electrical characteristics

95% I_{ON} - I_{OFF} trade off as HT POR


2016: World's first 300mm CoolCube™

- 300mm FDSOI on FDSOI transistors
- No deformation of lithographic maps during thin-film transfer
 - N over P, and P over N 3D inverters
 - Layer transfer above metal lines



2018 IEDM: towards manufacturing

- Gate resistance optimization
 - World first bevel contamination containment
- World first Smartcut© Si transfer on patterned wafers demonstration
 - 500°C full epitaxy process (bake and growth)



Metrology challenges

All of the original technologies




- **Surface characterization for bonding**


- Wafer scale and microscopic roughness
- Chemical activation

- **Contamination measurements**

- Backside
- Bevels




Aqua Regia + nitric acid spiked with controlled HF solution




Nanowire integration: 15 years of innovation

MultiBridge Channel MOSFET


S.Y. Lee et al SAMSUNG
IEEE Trans Nano 2003




First Stacked NW CMOS




Nanowires with independent gates



Internal spacers introduction




ONO crystalline 3D Flash



13 crystalline levels !




High density





N. Loubet et al. VLSI 2017

Strain booster



Strain characterization techniques




Full strain relaxation of sacrificial $\text{Si}_{0.7}\text{Ge}_{0.3}$ layer after the Fin recess

An initial strain (substrate-induced strain) is useless


Strain measurement and mechanical simulation

- Mechanical simulation and unique strain characterization
- Predictive compact modelling – unique versatile solution






- Vertically stacked GAA MOSFET (nanosheet and/or nanowire)
- Vertical GAA MOSFET (nanosheet and/or nanowire)
- FinFET / Trigate MOSFET

O Rozeau, IEDM 2016



Compact model for Nanowires

- Leti-NSP is a unique surface potential based model able to describe nanowire transistors whatever the shape of the wires




O. Rozeau et al. IEDM 2016





- Model accuracy and predictability successfully checked against hardware data



Quantum computing in numbers

Solving useful problems requires a tremendous scaling





Size*

Fidelity

Speed

Manufacturing

Variability

Operation T°

Entangled qubits

Superconductor

Si spin

Trapped ions

Photons

Size*	$(100\mu\text{m})^2$	$(100\text{nm})^2$	~	$(1\text{mm})^2$	$\sim(100\mu\text{m})^2$
Fidelity	~99.3%	>98%	↗↗	99.9%	50% (mesure) 98% (portes)
Speed	250 ns	~5 μs	↘	100 μs	1 ms
Manufacturing			~		
Variability	3%	0.1%-0.5%	↘	0.01%	0.5%
Operation T°	50mK	1K	~	300K	4K
Entangled qubits	20	2	↗↗	20	18


Quantum computing architectures

1

Definition of single/few qubits

2

Array definition



Our Architecture in Grenoble

L.M.K. Vandersypen et al., npj Quant. Inf. (2017)



3

Long distance quantum information transfer


Bi
Wor.
Transistors
Floating gates
Qubit array

4


Cryogenic large scale compatible architecture



M. Veldhorst et al. (UNSW),
Nature Comm. (2017)




Quantum computing key features




Low T° properties:
material and electrical


New materials: superconductors and associated oxides




A tunable Josephson platform to explore many-body quantum optics in circuit-QED
Roch et al, ArXiv1802.00633



Few charges regime



Need for a 2D array of dots
connected by tunnel barriers



New patterning features

$\Phi = 40 \text{ nm}$
↔
Distance = 40nm



Conclusions

FDSOI, memories, CoolCube, nanowires, qubits (NCFET, FeFET, 2D materials...):

CMOS scaling has turned into **devices adding**

- Still a lot of opportunities and needs for technological developments
- In addition to the already existing needs for metrology, we are longing for accurate methods for:
 - Material characterization
 - Surface composition and roughness
 - Strain characterization
 - Within a wide range of temperature, charge density regime and geometries

Acknowledgments:

L. Grenouillet, L. Brunet, C. Fenouillet-Beranger, P. Batude, S. Beaurepaire, F. Ponthenier, N. Rambal, V. Mazzocchi, J.-B. Pin, P. Acosta-Alba, S. Kerdiles, P. Besson, H. Fontaine, T. Lardin, F. Fournel, V. Larrey, F. Mazen, V. Balan, C. Morales, C. Guerin, V. Jousseau, X. Federspiel, D. Ney, X. Garros, A. Roman, D. Scevola, P. Perreau, F. Kouemieni-Tchouake, L. Arnaud, C. Scibetta, S. Chevalliez, F. Aussenac, J. Aubin, S. Reboh, F. Andrieu, S. Maitrejean, L. Hutin, B. Bertrand, Y. Thonnart, G. Pillonnet, G. Billiot, H. Jacquinot, M. Cassé, S. Barraud, J.-M. Hartmann, Y.-J. Kim, V. Mazzocchi, S. De Franceschi and T. Meunier, V. Delaye

Thank you

The programs were/are partly funded by:

- the French Public Authorities through the NANO2017 & WAYTOGOFAST programs
- through the ANR CMOSQuSpin
- H2020 EU fundings through SuperAid, 3DAM, 3DMuse, MOSQUITO ICT projects
- ERC project QuCube
- Industrial support of STMicroelectronics, Applied Materials, Screen,